Welcome to Hotenda.com Online Store!

logo
userjoin
Home

EP1810LC-25T

EP1810LC-25T

EP1810LC-25T

Altera

5.08mm mm FPGAs PLCC 1.27mm mm 68

SOT-23

EP1810LC-25T Datasheet PDF

non-compliant

Technical Specifications

Parameter NameValue
TypeParameter
Package / Case PLCC
Surface MountYES
JESD-609 Code e0
Pbfree Code no
Number of Terminations 68
ECCN Code EAR99
Terminal Finish Tin/Lead (Sn/Pb)
Additional FeatureMACROCELLS INTERCONNECTED BY GLOBAL AND/OR LOCAL BUS; 48 MACROCELLS; 4 EXTERNAL CLOCKS
HTS Code8542.39.00.01
Subcategory Programmable Logic Devices
Technology CMOS
Terminal Position QUAD
Terminal FormJ BEND
Peak Reflow Temperature (Cel) 220
Supply Voltage 5V
Terminal Pitch1.27mm
Time@Peak Reflow Temperature-Max (s) 30
Pin Count68
JESD-30 Code S-PQCC-J68
Qualification StatusNot Qualified
Operating Temperature (Max) 70°C
Supply Voltage-Max (Vsup) 5.25V
Power Supplies5V
Temperature GradeCOMMERCIAL
Supply Voltage-Min (Vsup) 4.75V
Number of I/O 48
Clock Frequency 40MHz
Propagation Delay28 ns
Organization 12 DEDICATED INPUTS, 48 I/O
Programmable Logic TypeOT PLD
Number of Gates900
Output FunctionMACROCELL
Number of Macro Cells 48
JTAG BST NO
Number of Dedicated Inputs 12
In-System Programmable NO
Length 24.23mm
Height Seated (Max) 5.08mm
Width 24.23mm
RoHS StatusRoHS Compliant
In-Stock:4005 items

EP1810LC-25T Product Details

EP1810LC-25T Overview


In the package PLCC, this product is provided. Fpga chips consists of OT PLD elements. A total of 48 I/Os are programmed to ensure a more coherent data transfer. Supply voltage is 5V volts. There is a Programmable Logic Devices family component in this FPGA part. In total, the terminations of this piece are 68. This is a battery operated device that operates on 5V. A basic building block for this type of building block consists of 900 gates. I am going to present you with a device that is equipped with 68 pins. Fpga semiconductor typically uses a crystal oscillating at 40MHz. In addition, it has a feature called MACROCELLS INTERCONNECTED BY GLOBAL AND/OR LOCAL BUS; 48 MACROCELLS; 4 EXTERNAL CLOCKS. There are a total of 12 dedicated inputs that allow input signals to be detected the status of each input. In order to keep this FPGA operating, its supply voltage should be higher than 4.75V. In this device, the main building blocks of a CPLD are 48 macro cells, which serve as the main components of the device. A maximum operating temperature of 70°C °C should be observed when running the equipment.

EP1810LC-25T Features


48 I/Os


EP1810LC-25T Applications


There are a lot of Altera
EP1810LC-25T FPGAs applications.


  • Voice recognition
  • Cryptography
  • Filtering and communication encoding
  • Aerospace and Defense
  • Medical Electronics
  • Audio
  • Automotive
  • Consumer Electronics
  • Distributed Monetary Systems
  • Data Center

Get Subscriber

Enter Your Email Address, Get the Latest News