KSZ8795CLXIC

join

new-10%

Manufacturer part number:KSZ8795CLXIC

Manufacturer:Microchip Technology

Description:3.3V CMOS 10/100 Base-T/TX PHY MII, RMII Controllers Interface ICs QUAD KSZ8795 Controller 0.4mm 80-LQFP

Case Package:SOT-23

Datasheet:KSZ8795CLXIC Datasheet

RoHs Status:non-compliant

Name	Value
Type	Parameter
Factory Lead Time	13 Weeks
Package / Case	80-LQFP
Surface Mount	YES
Operating Temperature	-40°C~85°C
Packaging	Tray
JESD-609 Code	e3
Part Status	Active
Moisture Sensitivity Level (MSL)	3 (168 Hours)
Number of Terminations	80
Terminal Finish	Matte Tin (Sn) - annealed
HTS Code	8542.39.00.01
Technology	CMOS
Voltage - Supply	3.3V
Terminal Position	QUAD
Terminal Form	GULL WING
Peak Reflow Temperature (Cel)	260
Supply Voltage	1.2V
Terminal Pitch	0.4mm
Time@Peak Reflow Temperature-Max (s)	30
Base Part Number	KSZ8795
JESD-30 Code	S-PQFP-G80
Function	Controller
Interface	MII, RMII
Data Rate	1 Gbps
Protocol	Ethernet
Standards	10/100 Base-T/TX PHY
Length	10mm
Height Seated (Max)	1.6mm
Width	10mm
RoHS Status	ROHS3 Compliant
Lead Free	Lead Free

Quantity	Unit Price	Ext. Price
1	$5.52000	$5.52
25	$4.59400	$114.85
100	$4.44190	$444.19

KSZ8795CLXIC Description

A fully integrated, Layer 2-managed, 5-port switch with many features intended to save system costs is the KSZ8795. It is designed for applications that need one 10/100/1000Mbps Gigabit uplink port and four 10/100Mbps copper connections but are cost-concious. The KSZ8795CLX features on-chip termination, a tiny package design, and low power consumption with internal biasing. ACL rule-based packet filtering technology, tagged and port-based VLAN, port-based security, enhanced MIB counters, quality-of-service (QoS) priority with four queues, high-performance memory bandwidth, and a shared memory-based switch fabric with non-blocking support are just a few of the many features it offers. It also has enhanced power management. In order to successfully meet both existing and emerging fast Ethernet and Gigabit Ethernet applications, the KSZ8795CLX supports several CPU data interfaces. The port 5 GMAC can be configured to operate in either of the GMII, RGMII, MII, or RMII modes.