Welcome to Hotenda.com Online Store!

logo
userjoin
Home

XCV400-4BGG432C

XCV400-4BGG432C

XCV400-4BGG432C

Xilinx

2.5V V 1.7mm mm FPGAs BGA 1.27mm mm 432

SOT-23

XCV400-4BGG432C Datasheet PDF

non-compliant

Technical Specifications

Parameter NameValue
TypeParameter
Package / Case BGA
Surface MountYES
JESD-609 Code e1
Pbfree Code yes
Moisture Sensitivity Level (MSL) 3 (168 Hours)
Number of Terminations 432
ECCN Code EAR99
Max Operating Temperature85°C
Min Operating Temperature 0°C
Technology CMOS
Terminal Position BOTTOM
Terminal FormBALL
Peak Reflow Temperature (Cel) 260
Supply Voltage 2.5V
Terminal Pitch1.27mm
Time@Peak Reflow Temperature-Max (s) 30
Pin Count432
Operating Supply Voltage2.5V
Supply Voltage-Max (Vsup) 2.625V
Temperature GradeOTHER
RAM Size 10kB
Clock Frequency 250MHz
Programmable Logic TypeFIELD PROGRAMMABLE GATE ARRAY
Speed Grade 4
Combinatorial Delay of a CLB-Max 0.8 ns
Height Seated (Max) 1.7mm
Radiation HardeningNo
RoHS StatusRoHS Compliant
In-Stock:2600 items

XCV400-4BGG432C Product Details

XCV400-4BGG432C Overview


Fpga chips is supplied in the BGA package. This kind of FPGA is composed of FIELD PROGRAMMABLE GATE ARRAY. Fpga chips is powered from a supply voltage of 2.5V. Fpga chips is designed wFpga chipsh 432 terminations. The RAM si10kBe of this FPGA module reaches 10kB to ensure normal operation of the program. When operating with the supply voltage of 2.5V, designers can fully make use of its flexibility. The maximal operating temperature of this module reaches 85°C. The operating temperature should be higher than 0°C. Fpga semiconductor is equipped wfpga semiconductorh 432 pin count. Typically, fpga semiconductor uses a crystal oscillating at 250MHz .

XCV400-4BGG432C Features


85°C gates


XCV400-4BGG432C Applications


There are a lot of Xilinx
XCV400-4BGG432C FPGAs applications.


  • Digital signal processing
  • Bioinformatics
  • Device controllers
  • Software-defined radio
  • Random logic
  • ASIC prototyping
  • Medical imaging
  • Computer hardware emulation
  • Integrating multiple SPLDs
  • Voice recognition

Get Subscriber

Enter Your Email Address, Get the Latest News