PMIC XC9500 Series XC95108 84 Pin 5V 84-LCC (J-Lead)
SOT-23
XC95108-7PC84I Datasheet
non-compliant
In-Stock: 0 items
Specifications
Name
Value
Type
Parameter
Mount
Surface Mount
Mounting Type
Surface Mount
Package / Case
84-LCC (J-Lead)
Number of Pins
84
Operating Temperature
-40°C~85°C TA
Packaging
Tube
Published
1996
Series
XC9500
JESD-609 Code
e0
Pbfree Code
no
Part Status
Obsolete
Moisture Sensitivity Level (MSL)
3 (168 Hours)
Number of Terminations
84
ECCN Code
EAR99
Subcategory
Programmable Logic Devices
Technology
CMOS
Terminal Position
QUAD
Terminal Form
J BEND
Peak Reflow Temperature (Cel)
225
Supply Voltage
5V
[email protected] Reflow Temperature-Max (s)
30
Base Part Number
XC95108
Pin Count
84
Operating Supply Voltage
5V
Programmable Type
In System Programmable (min 10K program/erase cycles)
Number of I/O
69
Memory Type
FLASH
Propagation Delay
7.5 ns
Number of Logic Elements/Cells
8
Number of Gates
2400
Max Frequency
83.3MHz
Speed Grade
7
Output Function
MACROCELL
Number of Macro Cells
108
JTAG BST
YES
Voltage Supply - Internal
4.5V~5.5V
Number of Logic Elements/Blocks
6
Radiation Hardening
No
RoHS Status
Non-RoHS Compliant
Lead Free
Contains Lead
XC95108-7PC84I Product Details
XC95108-7PC84I Overview
There are 108 macro cells, which provide radio coverage via high-power cell towers, antennas or masts in a mobile phone network.The item is packaged with 84-LCC (J-Lead).In this case, there are 69 I/Os programmed.Devices are programmed with terminations of [0].Its terminal position is QUAD.An electrical supply voltage of 5V is used to power it.This part is included in Programmable Logic Devices.It is recommended to package the chip by Tube.To ensure its reliability, the operating temperature is set to [0].It is recommended that Surface Mountholds the chip in place.The XC9500series comprises this type of FPGA.It is programmed with 84 pins.XC95108contains its related parts.In digital circuits, there are 2400gates, which act as a basic building block.If high efficiency is desired, the supply voltage should be kept at [0].Data storage is performed using [0].In this case, Surface Mountis used to mount the electronic component.The device is designed with pins [0].This logic block consists of 6logic elements.There should be a lower maximum frequency than 83.3MHz.Fundamental building blocks consist of 8logic elements/cells.
XC95108-7PC84I Features
84-LCC (J-Lead) package 69 I/Os The operating temperature of -40°C~85°C TA 84 pin count 84 pins
XC95108-7PC84I Applications
There are a lot of Xilinx Inc. XC95108-7PC84I CPLDs applications.