1.65V~3.6V 150MHz 16 Bit D-Type Flip Flop DUAL 74LVCH16374 48 Pins 20μA 74LVCH Series 48-TFSOP (0.173, 4.40mm Width)
SOT-23
SN74LVCH16374ADGVR Datasheet
non-compliant
In-Stock: 0 items
Specifications
Name
Value
Type
Parameter
Factory Lead Time
6 Weeks
Lifecycle Status
ACTIVE (Last Updated: 4 days ago)
Mount
Surface Mount
Mounting Type
Surface Mount
Package / Case
48-TFSOP (0.173, 4.40mm Width)
Number of Pins
48
Weight
123.490523mg
Operating Temperature
-40°C~125°C TA
Packaging
Cut Tape (CT)
Series
74LVCH
JESD-609 Code
e4
Pbfree Code
yes
Part Status
Active
Moisture Sensitivity Level (MSL)
1 (Unlimited)
Number of Terminations
48
ECCN Code
EAR99
Type
D-Type
Terminal Finish
Nickel/Palladium/Gold (Ni/Pd/Au)
Subcategory
FF/Latches
Packing Method
TR
Technology
CMOS
Voltage - Supply
1.65V~3.6V
Terminal Position
DUAL
Terminal Form
GULL WING
Peak Reflow Temperature (Cel)
260
Supply Voltage
1.8V
Terminal Pitch
0.4mm
[email protected] Reflow Temperature-Max (s)
NOT SPECIFIED
Base Part Number
74LVCH16374
Function
Standard
Qualification Status
Not Qualified
Output Type
Tri-State, Non-Inverted
Number of Elements
2
Polarity
Non-Inverting
Supply Voltage-Min (Vsup)
1.65V
Load Capacitance
50pF
Number of Ports
2
Output Current
24mA
Number of Bits
16
Clock Frequency
150MHz
Propagation Delay
4.9 ns
Turn On Delay Time
1.5 ns
Family
LVC/LCX/Z
Logic Function
D-Type, Flip-Flop
Current - Quiescent (Iq)
20μA
Current - Output High, Low
24mA 24mA
Max Propagation Delay @ V, Max CL
4.5ns @ 3.3V, 50pF
Prop. [email protected]
4.5 ns
Trigger Type
Positive Edge
Input Capacitance
5pF
Number of Input Lines
8
Number of Output Lines
3
Count Direction
UNIDIRECTIONAL
Clock Edge Trigger Type
Positive Edge
Translation
N/A
Max [email protected]
150000000Hz
Height
1.2mm
Length
9.7mm
Width
4.4mm
Thickness
1.05mm
RoHS Status
ROHS3 Compliant
Lead Free
Lead Free
Pricing & Ordering
Quantity
Unit Price
Ext. Price
SN74LVCH16374ADGVR Product Details
SN74LVCH16374ADGVR Overview
48-TFSOP (0.173, 4.40mm Width)is the way it is packaged. D flip flop is embedded in the Cut Tape (CT) package. This output is configured with Tri-State, Non-Inverted. This trigger is configured to use Positive Edge. There is an electrical part that is mounted in the way of Surface Mount. A voltage of 1.65V~3.6Vis used as the supply voltage. Currently, the operating temperature is -40°C~125°C TA. D-Typeis the type of this D latch. In this case, it is a type of FPGA belonging to the 74LVCH series. There should be no greater frequency than 150MHzon its output. A total of 2 elements are present. This process consumes 20μA quiescents. There are 48 terminations, which are the practice of ending a transmission line with a device that matches the characteristic impedance of the line. The 74LVCH16374 family contains this object. The power source is powered by 1.8V. The input capacitance of this JK flip flopis 5pF farads. It belongs to the family of electronic devices known as LVC/LCX/Z. There is an electronic component mounted in the way of Surface Mount. This board has 48 pins. Edge triggering is a type of triggering that allows a circuit to become active at the positive edge or the negative edge of the clock signal. The clock edge trigger type of this device is Positive Edge. This RS flip flops is a part number FF/Latches. This flip flop is designed with 16 Bits. Keeping the supply voltage (Vsup) above 1.65V is necessary for normal operation. A reliable performance of this D flip flop makes it well suited for use in TR. The flip flop contains 2ports. In addition to its maximum design flexibility, the output current of the T flip flop is 24mA. There are 3 output Lines, which generate the binary equivalent of the input line whose value is equal to “1” and are available to encode either a decimal or hexadecimal input pattern to typically a binary or “B. C. D” (binary coded decimal) output code. As of now, there are 8input lines.
SN74LVCH16374ADGVR Features
Cut Tape (CT) package 74LVCH series 48 pins 16 Bits
SN74LVCH16374ADGVR Applications
There are a lot of Texas Instruments SN74LVCH16374ADGVR Flip Flops applications.