STB9NK90Z datasheet pdf and Transistors - FETs, MOSFETs - Single product details from STMicroelectronics stock available on our website
SOT-23
STB9NK90Z Datasheet
non-compliant
In-Stock: 0 items
Specifications
Name
Value
Type
Parameter
Factory Lead Time
12 Weeks
Lifecycle Status
ACTIVE (Last Updated: 8 months ago)
Mount
Surface Mount
Mounting Type
Surface Mount
Package / Case
TO-263-3, D2Pak (2 Leads + Tab), TO-263AB
Number of Pins
3
Transistor Element Material
SILICON
Operating Temperature
-55°C~150°C TJ
Packaging
Tape & Reel (TR)
Series
SuperMESH™
JESD-609 Code
e3
Part Status
Active
Moisture Sensitivity Level (MSL)
1 (Unlimited)
Number of Terminations
2
ECCN Code
EAR99
Terminal Finish
Tin (Sn)
Additional Feature
AVALANCHE RATED
Subcategory
FET General Purpose Power
Voltage - Rated DC
900V
Technology
MOSFET (Metal Oxide)
Terminal Form
GULL WING
Peak Reflow Temperature (Cel)
245
Current Rating
8A
[email protected] Reflow Temperature-Max (s)
30
Base Part Number
STB9N
Pin Count
3
JESD-30 Code
R-PSSO-G2
Number of Elements
1
Power Dissipation-Max
160W Tc
Element Configuration
Single
Operating Mode
ENHANCEMENT MODE
Power Dissipation
160W
Turn On Delay Time
22 ns
FET Type
N-Channel
Transistor Application
SWITCHING
Rds On (Max) @ Id, Vgs
1.3 Ω @ 3.6A, 10V
Vgs(th) (Max) @ Id
4.5V @ 100μA
Input Capacitance (Ciss) (Max) @ Vds
2115pF @ 25V
Current - Continuous Drain (Id) @ 25°C
8A Tc
Gate Charge (Qg) (Max) @ Vgs
72nC @ 10V
Rise Time
13ns
Drive Voltage (Max Rds On,Min Rds On)
10V
Vgs (Max)
±30V
Fall Time (Typ)
11 ns
Turn-Off Delay Time
55 ns
Continuous Drain Current (ID)
8A
Gate to Source Voltage (Vgs)
30V
Drain Current-Max (Abs) (ID)
8A
Drain to Source Breakdown Voltage
900V
Avalanche Energy Rating (Eas)
220 mJ
Radiation Hardening
No
RoHS Status
ROHS3 Compliant
Lead Free
Lead Free
Pricing & Ordering
Quantity
Unit Price
Ext. Price
STB9NK90Z Product Details
STB9NK90Z Description
STB9NK90Z is a type of N-channel Zener-protected SuperMESH? power MOSFET provided by STMicroelectronics based on the well-established PowerMESH? technology and strip-based PowerMESH? layout. It is able to minimize on-state resistance and gate charge while ensuring a very good dv/dt capability for the most demanding applications.